Partial Area Array Flip Chip Methodology and Automation
CSEF · 2002 Electricity & Electronics
Overview
Objectives/Goals Design a methodology to assemble flip chips using standard IO circuits to maximize IO count and minimize implementation time. Develop the methodology to be usable with an existing core requiring IO placement or as a preliminary floor-planning tool. Automate the procedure to further reduce implementation time with self-explanatory graphical user interfaces (GUIs). Methods/Materials The program was written in the interpreted SKILL programming language in the Cadence Opus environment with IP from NurLogic Design, Inc. Terminals used were a local Windows 1998 machine (Intel Pentium II, 64 MB RAM) on a Unix network and a Windows XP machine (AMD Athlon 1.3GHz, 256 MB DDR RAM) remotely connected to the Unix network. This second terminal uses F-Secure SSH Tunnel and Terminal to gain access to the network. The processor-intensive operations were performed on various nodes with dual UltraSparq2 processors running Sun Solaris. Results Algorithms and methodology were developed and several routines were written to design double IO rings, the bump pad array and a multi-function power distribution mesh, capable of being used as a floor plan for a new chip or to conform to an existing core for flip chips. The methodology provides for roughly doubling the IO count, and the automation reduces design time by several orders of magnitude. Conclusions/Discussion Flip Chip technology has been increasing in popularity in recent years due to several electrical, mechanical, and thermal benefits. However, its growth has been limited by a lack of a cohesive methodology for rapid mass development of high IO count chips. Such a methodology, as this project attempts to create, has the potential to greatly expand the viability of flip chip.
Summary statement
This project includes the development of methodology and its automation to rapidly design high IO count flip chips by using a partial area array and several new innovations such as a secondary IO ring.
Help received
Technical support, funding and workspace provided by NurLogic Design, Inc.
Competition history
- CSEF 2002
Resources
Related projects
CSEF · 2015
A Multi-Architectural Approach to the Development of Embedded Hardware: A Second Year Study
ISEF · 2024
Development and Construction of a TTL Processor
CSEF · 2011
Determining Likelihood of Computer Chip Malfunction through Probabilistic Analysis of Current Density
CSEF · 2014
A Multi-Architectural Approach to the Development of Embedded Hardware
CSEF · 2015
Dynamic Dataflow Processor (DDP)
ISEF · 2026
Addressing Junction Temperature Instabilities in Optoelectronic Semiconductors: A Novel Adaptive Die-Bonding Process to Optimize Thermal Diffusion
CSEF · 2002
Take a R.I.S.C.
ISEF · 2022
Optimizing Micro-Computer Architecture in the Arithmetic Logic Unit
Closest projects by meaning, across every fair and year in the corpus.
Browse more like this
Source: California Science & Engineering Fair public projects